購物比價找書網找車網
FindBook  
 有 1 項符合

DESIGN THROUGH VERILOG HDL

的圖書
DESIGN THROUGH VERILOG HDL DESIGN THROUGH VERILOG HDL

作者:PADMANABHAN 
出版社:JOHN WILEY & SONS,INC.
出版日期:2004-01-01
圖書選購
型式價格供應商所屬目錄
 
$ 1020
三民網路書店 三民網路書店
專業工程學
圖書介紹 - 資料來源:三民網路書店   評分:
圖書名稱:DESIGN THROUGH VERILOG HDL
  • 圖書簡介

    A comprehensive resource on Verilog HDL for beginners and experts
    Large and complicated digital circuits can be incorporated into hardware by using Verilog, a hardware description language (HDL). A designer aspiring to master this versatile language must first become familiar with its constructs, practice their use in real applications, and apply them in combinations in order to be successful. Design Through Verilog HDL affords novices the opportunity to perform all of these tasks, while also offering seasoned professionals a comprehensive resource on this dynamic tool.
    Describing a design using Verilog is only half the story: writing test-benches, testing a design for all its desired functions, and how identifying and removing the faults remain significant challenges. Design Through Verilog HDL addresses each of these issues concisely and effectively. The authors discuss constructs through illustrative examples that are tested with popular simulation packages, ensuring the subject matter remains practically relevant.
    Other important topics covered include:
    Primitives
    Gate and Net delays
    Buffers
    CMOS switches
    State machine design
    Further, the authors focus on illuminating the differences between gate level, data flow, and behavioral styles of Verilog, a critical distinction for designers. The book's final chapters deal with advanced topics such as timescales, parameters and related constructs, queues, and switch level design.
    Each chapter concludes with exercises that both ensure readers have mastered the present material and stimulate readers to explore avenues of their own choosing. Written and assembled in a paced, logical manner, Design Through Verilog HDL provides professionals, graduate students, and advanced undergraduates with a one-of-a-kind resource.

  • 作者簡介

    T. R. PADMANABHAN, PhD, is Dean-Engineering, Amrita Institute of Technology, Amrita Vishwa Vidyapeetham, (Amrita University), Ettimadai (PO), Coimbatore, India. He is a Senior Member of IEEE as well as a Fellow of both India’s IE and IETE.
    B. BALA TRIPURA SUNDARI is a Senior Lecturer in the ECE Department of the Amrita Institute of Technology. She is a senior faculty member in the microelectronics center at the institute. She is a member of India’s IETE and ISTE.

  • 名人/編輯推薦

    "…this book is surely welcome…due to its simple but efficient structure, the book can be used both in academia and in industry." (IEEE Circuits & Devices, July/August 2006)
    “...ideally suited for teaching digital hardware design techniques using a low-level programming language...highly recommended...” (Choice, Vol. 41, No. 8, April 2004)
    "…enables readers to master Verilog as an HDL for design...engages the readers at every stage through the variety and number of examples." (IEEE Solid-State Circuits Society Newsletter, January 2004)

  • 目次

    PREFACE.
    ACKNOWLEDGEMENTS.
    1 INTRODUCTION TO VLSI DESIGN.
    1.1 INTRODUCTION.
    1.2 CONVENTIONAL APPROACH TO DIGITAL DESIGN.
    1.3 VLSI DESIGN.
    1.4 ASIC DESIGN FLOW.
    1.5 ROLE OF HDL.
    2 INTRODUCTION TO VERILOG.
    2.1 VERILOG AS AN HDL.
    2.2 LEVELS OF DESIGN DESCRIPTION.
    2.3 CONCURRENCY.
    2.4 SIMULATION AND SYNTHESIS.
    2.5 FUNCTIONAL VERIFICATION.
    2.6 SYSTEM TASKS.
    2.7 PROGRAMMING LANGUAGE INTERFACE (PLI).
    2.8 MODULE.
    2.9 SIMULATION AND SYNTHESIS TOOLS.
    2.10 TEST BENCHES.
    3 LANGUAGE CONSTRUCTS AND CONVENTIONS IN VERILOG.
    3.1 INTRODUCTION.
    3.2 KEYWORDS.
    3.3 IDENTIFIERS.
    3.4 WHITE SPACE CHARACTERS.
    3.5 COMMENTS.
    3.6 NUMBERS.
    3.7 STRINGS.
    3.8 LOGIC VALUES.
    3.9 STRENGTHS.
    3.10 DATA TYPES.
    3.11 SCALARS AND VECTORS.
    3.12 PARAMETERS.
    3.13 MEMORY.
    3.14 OPERATORS.
    3.15 SYSTEM TASKS.
    3.16 EXERCISES.
    4 GATE LEVEL MODELING – 1.
    4.1 INTRODUCTION.
    4.2 AND GATE PRIMITIVE.
    4.3 MODULE STRUCTURE.
    4.4 OTHER GATE PRIMITIVES.
    4.5 ILLUSTRATIVE EXAMPLES.
    4.6 TRI-STATE GATES.
    4.7 ARRAY OF INSTANCES OF PRIMITIVES.
    4.8 ADDITIONAL EXAMPLES.
    4.9 EXERCISES.
    5 GATE LEVEL MODELING – 2.
    5.1 INTRODUCTION.
    5.2 DESIGN OF FLIP-FLOPS WITH GATE PRIMITIVES.
    5.3 DELAYS.
    5.4 STRENGTHS AND CONTENTION RESOLUTION.
    5.5 NET TYPES.
    5.6 DESIGN OF BASIC CIRCUITS.
    5.7 EXERCISES.
    6 MODELING AT DATA FLOW LEVEL.
    6.1 INTRODUCTION.
    6.2 CONTINUOUS ASSIGNMENT STRUCTURES.
    6.3 DELAYS AND CONTINUOUS ASSIGNMENTS.
    6.4 ASSIGNMENT TO VECTORS.
    6.5 OPERATORS.
    6.6 ADDITIONAL EXAMPLES.
    6.7 EXERCISES.
    7 BEHAVIORAL MODELING — 1.
    7.1 INTRODUCTION.
    7.2 OPERATIONS AND ASSIGNMENTS.0
    7.3 FUNCTIONAL BIFURCATION.1
    7.4 INITIAL CONSTRUCT.
    7.5 ALWAYS CONSTRUCT.
    7.6 EXAMPLES.
    7.7 ASSIGNMENTS WITH DELAYS.
    7.8 wait CONSTRUCT.
    7.9 MULTIPLE ALWAYS BLOCKS.
    7.10 DESIGNS AT BEHAVIORAL LEVEL.
    7.11 BLOCKING AND NONBLOCKING ASSIGNMENTS.
    7.12 THE case STATEMENT.
    7.13 SIMULATION FLOW.
    7.14 EXERCISES.
    8 BEHAVIORAL MODELING II.
    8.1 INTRODUCTION.
    8.2 if AND if–else CONSTRUCTS.
    8.3 assign–deassign CONSTRUCT.
    8.4 repeat CONSTRUCT.
    8.5 for LOOP.
    8.6 THE disable CONSTRUCT.
    8.7 while LOOP.
    8.8 forever LOOP.
    8.9 PARALLEL BLOCKS.
    8.10 force–release CONSTRUCT.
    8.11 EVENT.
    8.12 EXERCISES.
    9 FUNCTIONS, TASKS, AND USER-DEFINED PRIMITIVES.
    9.1 INTRODUCTIUON.
    9.2 FUNCTION.
    9.3 TASKS.
    9.4 USER-DEFINED PRIMITIVES (UDP).2
    9.5 EXERCISES.
    10 SWITCH LEVEL MODELING 305
    10.1 INTRODUCTION.
    10.2 BASIC TRANSISTOR SWITCHES.5
    10.3 CMOS SWITCH.
    10.4 BIDIRECTIONAL GATES.
    10.5 TIME DELAYS WITH SWITCH PRIMITIVES.
    10.6 INSTANTIATIONS WITH STRENGTHS AND DELAYS.
    10.7 STRENGTH CONTENTION WITH TRIREG NETS.
    10.8 EXERCISES.
    11 SYSTEM TASKS, FUNCTIONS, AND COMPILER DIRECTIVES 339
    11.1 INTRODUCTION.
    11.2 PARAMETERS.9
    11.3 PATH DELAYS.
    11.4 MODULE PARAMETERS.
    11.5 SYSTEM TASKS AND FUNCTIONS.
    11.6 FILE-BASED TASKS AND FUNCTIONS.
    11.7 COMPILER DIRECTIVES.
    11.8 HIERARCHICAL ACCESS.
    11.9 GENERAL OBSERVATIONS.
    11.10 EXERCISES.
    12 QUEUES, PLAS, AND FSMS.
    12.1 INTRODUCTION.
    12.2 QUEUES.
    12.3 PROGRAMMABLE LOGIC DEVICES (PLDs).
    12.4 DESIGN OF FINITE STATE MACHINES.
    12.5 EXERCISES.
    APPENDIX A (Keywords and Their Significance).
    APPENDIX B (Truth Tables of Gates and Switches).
    REFERENCES.
    INDEX.

贊助商廣告
 
 
博客來 - 暢銷排行榜
在紙船中入眠(上)
作者:八田 てき
出版社:尖端
出版日期:2024-12-10
$ 204 
博客來 - 暢銷排行榜
長期買進:財金教授周冠男的42堂自制力投資課
作者:周冠男
出版社:天下文化
出版日期:2024-07-31
$ 355 
博客來 - 暢銷排行榜
小書痴的下剋上:為了成為圖書管理員不擇手段!【第五部】女神的化身(Ⅺ)
作者:香月美夜
出版社:皇冠
出版日期:2024-12-09
$ 252 
金石堂 - 暢銷排行榜
戀與製作人立牌吊飾D(許墨)
作者:台灣角川
出版社:角川精品
出版日期:2020-12-10
$ 266 
 
博客來 - 新書排行榜
生命中最大的寶藏就是你自己Stand by Yourself
作者:曾寶儀
出版社:天下文化
出版日期:2024-10-31
$ 331 
Taaze 讀冊生活 - 新書排行榜
要是未曾相遇就好了(01)(超過400萬點閱!台灣LINE WEBTOON人氣原創漫畫,影視化進行中)
作者:M蜥
出版社:春光
出版日期:2024-12-05
$ 285 
博客來 - 新書排行榜
張忠謀自傳全集(上下冊)
作者:張忠謀
出版社:天下文化
出版日期:2024-11-29
$ 869 
金石堂 - 新書排行榜
魔道祖師漫畫版十二
作者:落地成球
出版社:平心出版(欣燦連)
出版日期:2024-12-26
$ 253 
 

©2024 FindBook.com.tw -  購物比價  找書網  找車網  服務條款  隱私權政策